テスト

350b654d anonymous 2015-12-15 22:02: @markdown
```verilog
module register(input clk,input dat,output reg dat2);

    always @(posedge clk) begin
        dat2 <= dat;
    end

endmodule
```

Name

E-mail

Post text

Attach

limit: 15360KB

Suffix

Send to other nodes

Turn off first post for new BBS when you want to save your anonymity.

Error in timestamp

To save anonymity. Turn off for consecutive post.

(テスト/4181/25.1MB)